Anatomy of a Testbench A Verilog testbench usually had a few major sections: A module with no inputs or outputs. This is like the main function of a C program.

All the gates that are instantiated in Verilog are mapped into corresponding processes including equivalent signal assignments that assign a logical combination of inputs to output. Finally, when a ...