VHDL is used as the hardware description language because of the flexibility and ease to exchange among enviroments. The software for this implementation is Altera Quartus Prime 16.0.

The paper proposes and investigates the automatic synthesis of a throughput logic simulation by Quartus Prime state machine option and VHDL. For the combinational finite state machine, we have only ...