The core controller of the proposed system was designed using a pipelined parallelization algorithm and implemented on a high-speed field-programmable gate array (FPGA) in a fully hardware-based ...