Designed and implemented an 8-bit Arithmetic Logic Unit (ALU) using Verilog HDL. The ALU performed a range of arithmetic and logical operations including addition, subtraction, AND, OR, XOR, and ...

Contribute to szyfrowac/4-Bit-ALU development by creating an account on GitHub.

This paper presents a modular design of Arithmetic Logic Unit based on memristor and CMOS logic. The proposal has been implemented using ThrEshold Adaptive Memristor model (TEAM). The functional ...

This article presents a 7-bit, 1.15-GS/s, 2.6-bit/cycle asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) that incorporates a comparator decision skip technique ...