This work represents full adder proposed using Pass Transistor Logic. A complete adder's performance is determined by its consumption of power and delay. Power consumption and delay are important ...

Single event transients (SETs) have become increasingly problematic for modern CMOS circuits due to the continuous scaling of feature sizes and higher operating frequencies. Especially when involving ...