This paper proposes a novel architecture for high speed combined binary/decimal addition/subtraction. We start by designing a correction-free Binary Coded Decimal (BCD) digit adder which exhibits high ...