The paper proposes and investigates the automatic synthesis of a throughput logic simulation by Quartus Prime state machine option and VHDL. For the combinational finite state machine, we have only ...