The circuit implementation of a CMOS programmable logic array (PLA) is described for use with a single-phased clock, combining both dynamic and pseudo-NMOS design styles. Compact layout and high speed ...

Memristors have recently begun to be explored in logic operations. In this paper, a compact scheme using complementary resistive switching (CRS)-CMOS cells (CCCs) for logic operations and data storage ...