Abstract: We propose a novel 5-Tap Loop-unrolling DFE equalizer circuit for 12.5Gbps SerDes, which employs a half-rate 5- Tap architecture as well as the Loop-unrolling technique to enhance the ...