Riviera-PRO offers mixed language verification support for VHDL, Verilog®, SystemVerilog and SystemC for behavioral, structural and timing simulation of multi-million gate ASIC and FPGA designs. VHDL ...

The core’s functional configuration is designed by VHDL code and designed input signal (test bench) for PPI 8255, which is generated by VHDL code.