The core supports any input or output timing pattern IP Deliverables: Synthesizable Verilog System Model (Matlab) and documentation Verilog Testbenches Documentation FPGA testing environment The Reed ...